
PIC18F87J11 FAMILY
DS39778E-page 22
2007-2012 Microchip Technology Inc.
PORTB is a bidirectional I/O port. PORTB can be software
programmed for internal weak pull-ups on all inputs.
RB0/FLT0/INT0
RB0
FLT0
INT0
58
I/O
I
TTL
ST
Digital I/O.
ECCP1/2/3 Fault input.
External Interrupt 0.
RB1/INT1/PMA4
RB1
INT1
PMA4
57
I/O
I
O
TTL
ST
—
Digital I/O.
External Interrupt 1.
Parallel Master Port address.
RB2/INT2/PMA3
RB2
INT2
PMA3
56
I/O
I
O
TTL
ST
—
Digital I/O.
External Interrupt 2.
Parallel Master Port address.
RB3/INT3/PMA2/
ECCP2/P2A
RB3
INT3
PMA2
55
I/O
I
O
I/O
O
TTL
ST
—
ST
—
Digital I/O.
External Interrupt 3.
Parallel Master Port address.
Capture 2 input/Compare 2 output/PWM2 output.
ECCP2 PWM Output A.
RB4/KBI0/PMA1
RB4
KBI0
PMA1
54
I/O
I
I/O
TTL
—
Digital I/O.
Interrupt-on-change pin.
Parallel Master Port address.
RB5/KBI1/PMA0
RB5
KBI1
PMA0
53
I/O
I
I/O
TTL
—
Digital I/O.
Interrupt-on-change pin.
Parallel Master Port address.
RB6/KBI2/PGC
RB6
KBI2
PGC
52
I/O
I
I/O
TTL
ST
Digital I/O.
Interrupt-on-change pin.
In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD
RB7
KBI3
PGD
47
I/O
I
I/O
TTL
ST
Digital I/O.
Interrupt-on-change pin.
In-Circuit Debugger and ICSP programming data pin.
TABLE 1-4:
PIC18F8XJ1X PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
Pin
Type
Buffer
Type
Description
80-TQFP
Legend:
TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
Analog = Analog input
I
= Input
O
= Output
P
= Power
OD
= Open-Drain (no P diode to VDD)
I2C = ST with I2C or SMB levels
Note 1:
Alternate assignment for ECCP2/P2A when Configuration bit, CCP2MX, is cleared (Extended Microcontroller mode).
2:
Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX is set).
3:
Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).
4:
Alternate assignment for ECCP2/P2A when CCP2MX is cleared (Microcontroller mode).
5:
Alternate assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is cleared).
6:
Default assignment for PMP data and control pins when PMPMX Configuration bit is set.
7:
Alternate assignment for PMP data and control pins when PMPMX Configuration bit is cleared (programmed).